A low-power digital frequency divider for system-on-a-chip applications

Hesham Omran, Khaled M W Sharaf, Magdi Marzouk Ibrahim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations


In this paper, an idea for a new frequency divider architecture is proposed. The divider is based on a coarse-fine architecture. The coarse block operates at a low frequency to save power consumption and it selectively enables the fine block which operates at the high input frequency. The proposed divider has the advantages of synchronous divider, but with lower power consumption and higher operation speed. The design can achieve a wide division range with a minor effect on power consumption and speed. The architecture was implemented on a complex programmable logic device (CPLD) to verify its operation. Experimental measurements validate system operation with power reduction greater than 40%. © 2011 IEEE.
Original languageEnglish (US)
Title of host publication2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
ISBN (Print)9781612848570
StatePublished - Aug 2011


Dive into the research topics of 'A low-power digital frequency divider for system-on-a-chip applications'. Together they form a unique fingerprint.

Cite this