Error-aware design

Fadi Kurdahi, Ahmed Eltawil, Amin K. Djahromi, Mohammad Makhzan, Stanley Cheng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Scopus citations


The universal underlying assumption made today is that Systems on chip must maintain 100% correctness regardless of the application. This work advocates the concept that some applications - by construction - are inherently error tolerant and therefore do not require this strict bound of 100 % correctness. In such cases, it is possible to exploit this tolerance by aggressively reducing the supply voltage, thereby reducing power consumption significantly. This approach is demonstrated on several case studies in imaging, video and wireless communication fields. © 2007 IEEE.
Original languageEnglish (US)
Title of host publicationProceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007
StatePublished - Dec 1 2007
Externally publishedYes


Dive into the research topics of 'Error-aware design'. Together they form a unique fingerprint.

Cite this