Experimental Behavior Evaluation of Series and Parallel Connected Constant Phase Elements

Georgia Tsirimokou; Costas Psychalinos; Ahmed S. Elwakil; Khaled N. Salama

doi:10.1016/j.aeue.2017.01.010

Experimental Behavior Evaluation of Series and Parallel Connected Constant Phase Elements

Georgia Tsirimokou, Costas Psychalinos, Ahmed S. Elwakil, Khaled N. Salama

Research output: Contribution to journal › Article › peer-review

22 Scopus citations

Abstract

Fractional-order capacitors are the core building blocks for implementing fractional-order circuits. Due to the absence of their commercial availability, they can be approximated through appropriately configured passive or active integer-order element topologies. Such a topology, constructed using Operational Transconductance Amplifiers (OTAs) and capacitors has been implemented in monolithic form through the AMS 0.35μm CMOS process, and the fabricated chips are employed here for the experimental evaluation of the behavior of networks constructed from fractional-order capacitors connected in series or in parallel.

Original language	English (US)
Pages (from-to)	5-12
Number of pages	8
Journal	AEU - International Journal of Electronics and Communications
Volume	74
DOIs	https://doi.org/10.1016/j.aeue.2017.01.010
State	Published - Jan 28 2017

Access to Document

10.1016/j.aeue.2017.01.010

https://repository.kaust.edu.sa/bitstream/10754/622816/1/1-s2.0-S1434841116310408-main.pdf

Cite this

@article{d2c13aa156ad407cb5e813206d5f7f96,

title = "Experimental Behavior Evaluation of Series and Parallel Connected Constant Phase Elements",

abstract = "Fractional-order capacitors are the core building blocks for implementing fractional-order circuits. Due to the absence of their commercial availability, they can be approximated through appropriately configured passive or active integer-order element topologies. Such a topology, constructed using Operational Transconductance Amplifiers (OTAs) and capacitors has been implemented in monolithic form through the AMS 0.35μm CMOS process, and the fabricated chips are employed here for the experimental evaluation of the behavior of networks constructed from fractional-order capacitors connected in series or in parallel.",

author = "Georgia Tsirimokou and Costas Psychalinos and Elwakil, {Ahmed S.} and Salama, {Khaled N.}",

note = "KAUST Repository Item: Exported on 2020-10-01 Acknowledgements: This work was supported by Grant E.029 from the Research Committee of the University of Patras (Programme K. Karatheodori).",

year = "2017",

month = jan,

day = "28",

doi = "10.1016/j.aeue.2017.01.010",

language = "English (US)",

volume = "74",

pages = "5--12",

journal = "AEU - International Journal of Electronics and Communications",

issn = "1434-8411",

publisher = "Elsevier",

}

TY - JOUR

T1 - Experimental Behavior Evaluation of Series and Parallel Connected Constant Phase Elements

AU - Tsirimokou, Georgia

AU - Psychalinos, Costas

AU - Elwakil, Ahmed S.

AU - Salama, Khaled N.

N1 - KAUST Repository Item: Exported on 2020-10-01 Acknowledgements: This work was supported by Grant E.029 from the Research Committee of the University of Patras (Programme K. Karatheodori).

PY - 2017/1/28

Y1 - 2017/1/28

N2 - Fractional-order capacitors are the core building blocks for implementing fractional-order circuits. Due to the absence of their commercial availability, they can be approximated through appropriately configured passive or active integer-order element topologies. Such a topology, constructed using Operational Transconductance Amplifiers (OTAs) and capacitors has been implemented in monolithic form through the AMS 0.35μm CMOS process, and the fabricated chips are employed here for the experimental evaluation of the behavior of networks constructed from fractional-order capacitors connected in series or in parallel.

AB - Fractional-order capacitors are the core building blocks for implementing fractional-order circuits. Due to the absence of their commercial availability, they can be approximated through appropriately configured passive or active integer-order element topologies. Such a topology, constructed using Operational Transconductance Amplifiers (OTAs) and capacitors has been implemented in monolithic form through the AMS 0.35μm CMOS process, and the fabricated chips are employed here for the experimental evaluation of the behavior of networks constructed from fractional-order capacitors connected in series or in parallel.

UR - http://hdl.handle.net/10754/622816

UR - http://www.sciencedirect.com/science/article/pii/S1434841116310408

UR - http://www.scopus.com/inward/record.url?scp=85015195789&partnerID=8YFLogxK

U2 - 10.1016/j.aeue.2017.01.010

DO - 10.1016/j.aeue.2017.01.010

M3 - Article

SN - 1434-8411

VL - 74

SP - 5

EP - 12

JO - AEU - International Journal of Electronics and Communications

JF - AEU - International Journal of Electronics and Communications

ER -

Experimental Behavior Evaluation of Series and Parallel Connected Constant Phase Elements

Abstract

Access to Document

Other files and links

Fingerprint

Cite this