Hardware realization of chaos based block cipher for image encryption

Mohamed L. Barakat; Ahmed G. Radwan; Khaled N. Salama

doi:10.1109/ICM.2011.6177386

Hardware realization of chaos based block cipher for image encryption

Mohamed L. Barakat, Ahmed G. Radwan, Khaled N. Salama

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

25 Scopus citations

Abstract

Unlike stream ciphers, block ciphers are very essential for parallel processing applications. In this paper, the first hardware realization of chaotic-based block cipher is proposed for image encryption applications. The proposed system is tested for known cryptanalysis attacks and for different block sizes. When implemented on Virtex-IV, system performance showed high throughput and utilized small area. Passing successfully in all tests, our system proved to be secure with all block sizes. © 2011 IEEE.

Original language	English (US)
Title of host publication	ICM 2011 Proceeding
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
ISBN (Print)	9781457722073
DOIs	https://doi.org/10.1109/ICM.2011.6177386
State	Published - Dec 2011

Access to Document

10.1109/ICM.2011.6177386

Cite this

@inproceedings{cc66ff5eee9d4283a3dd1bba5cece5a0,

title = "Hardware realization of chaos based block cipher for image encryption",

abstract = "Unlike stream ciphers, block ciphers are very essential for parallel processing applications. In this paper, the first hardware realization of chaotic-based block cipher is proposed for image encryption applications. The proposed system is tested for known cryptanalysis attacks and for different block sizes. When implemented on Virtex-IV, system performance showed high throughput and utilized small area. Passing successfully in all tests, our system proved to be secure with all block sizes. {\textcopyright} 2011 IEEE.",

author = "Barakat, {Mohamed L.} and Radwan, {Ahmed G.} and Salama, {Khaled N.}",

note = "KAUST Repository Item: Exported on 2020-10-01",

year = "2011",

month = dec,

doi = "10.1109/ICM.2011.6177386",

language = "English (US)",

isbn = "9781457722073",

booktitle = "ICM 2011 Proceeding",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

}

TY - GEN

T1 - Hardware realization of chaos based block cipher for image encryption

AU - Barakat, Mohamed L.

AU - Radwan, Ahmed G.

AU - Salama, Khaled N.

N1 - KAUST Repository Item: Exported on 2020-10-01

PY - 2011/12

Y1 - 2011/12

N2 - Unlike stream ciphers, block ciphers are very essential for parallel processing applications. In this paper, the first hardware realization of chaotic-based block cipher is proposed for image encryption applications. The proposed system is tested for known cryptanalysis attacks and for different block sizes. When implemented on Virtex-IV, system performance showed high throughput and utilized small area. Passing successfully in all tests, our system proved to be secure with all block sizes. © 2011 IEEE.

AB - Unlike stream ciphers, block ciphers are very essential for parallel processing applications. In this paper, the first hardware realization of chaotic-based block cipher is proposed for image encryption applications. The proposed system is tested for known cryptanalysis attacks and for different block sizes. When implemented on Virtex-IV, system performance showed high throughput and utilized small area. Passing successfully in all tests, our system proved to be secure with all block sizes. © 2011 IEEE.

UR - http://hdl.handle.net/10754/564475

UR - http://ieeexplore.ieee.org/document/6177386/

UR - http://www.scopus.com/inward/record.url?scp=84860701926&partnerID=8YFLogxK

U2 - 10.1109/ICM.2011.6177386

DO - 10.1109/ICM.2011.6177386

M3 - Conference contribution

SN - 9781457722073

BT - ICM 2011 Proceeding

PB - Institute of Electrical and Electronics Engineers (IEEE)

ER -

Hardware realization of chaos based block cipher for image encryption

Abstract

Access to Document

Other files and links

Fingerprint

Cite this