Introducing the NAIL Accelerator Interface Layer for Low Latency FPGA Offload

Edward Grindley*, Thurstan Gray, James Wilkinson, Chris Vaux, Adam Ardron, Jack Deeley, Alexander Elliott, Nidhin Thandassery Sumithran, Suhaib A. Fahmy

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

We present the NAIL Accelerator Interface Layer (NAIL), a framework for offloading to Field Programmable Gate Arrays. NAIL has been optimised for latency-sensitive applications, supporting isolated multi-user acceleration. It allows accelerators to be employed through a flexible host communication layer, using asynchronous operation while processing data anywhere in host memory. Multiple independent processors are supported with large numbers of concurrent tasks. NAIL has been deployed at significant scale, and is now released as open-source.

Original languageEnglish (US)
Title of host publicationProceedings - 2023 International Conference on Field-Programmable Technology, ICFPT 2023
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages290-291
Number of pages2
ISBN (Electronic)9798350359114
DOIs
StatePublished - 2023
Event22nd International Conference on Field-Programmable Technology, ICFPT 2023 - Yokohama, Japan
Duration: Dec 12 2023Dec 14 2023

Publication series

NameProceedings - International Conference on Field-Programmable Technology, ICFPT
ISSN (Print)2837-0430
ISSN (Electronic)2837-0449

Conference

Conference22nd International Conference on Field-Programmable Technology, ICFPT 2023
Country/TerritoryJapan
CityYokohama
Period12/12/2312/14/23

Keywords

  • Field programmable gate arrays
  • Virtualization

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture
  • Software
  • Control and Optimization

Fingerprint

Dive into the research topics of 'Introducing the NAIL Accelerator Interface Layer for Low Latency FPGA Offload'. Together they form a unique fingerprint.

Cite this