TY - JOUR
T1 - Notice of Retraction: CMOS-Memristive Analog Multiplier Design
AU - Kalysh, Ileskhan
AU - Krestinskaya, Olga
AU - James, Alex Pappachen
N1 - Generated from Scopus record by KAUST IRTS on 2023-09-23
PY - 2018/9/28
Y1 - 2018/9/28
N2 - The implementation of analog multiplication process in analog domain is a challenging task, which involves complex circuits with large on-chip area and high power consumption to achieve highly linear multiplication performance. Therefore, such multipliers cannot be used for large scale problems. This paper addresses these issues and proposes four quadrant analog CMOS-memristive analog multiplier design aiming to reduce on-chip area and power consumption of the circuit. The multiplier is designed using TSMC 180 nm CMOS technology and simulated in SPICE. The proposed multiplier allows to reduce on-chip area and power consumption by 25% and 5%, respectively.
AB - The implementation of analog multiplication process in analog domain is a challenging task, which involves complex circuits with large on-chip area and high power consumption to achieve highly linear multiplication performance. Therefore, such multipliers cannot be used for large scale problems. This paper addresses these issues and proposes four quadrant analog CMOS-memristive analog multiplier design aiming to reduce on-chip area and power consumption of the circuit. The multiplier is designed using TSMC 180 nm CMOS technology and simulated in SPICE. The proposed multiplier allows to reduce on-chip area and power consumption by 25% and 5%, respectively.
UR - https://ieeexplore.ieee.org/document/8476883/
UR - http://www.scopus.com/inward/record.url?scp=85055982575&partnerID=8YFLogxK
U2 - 10.1109/CoCoNet.2018.8476883
DO - 10.1109/CoCoNet.2018.8476883
M3 - Article
SP - 1
EP - 5
JO - Proceedings of the 2nd International Conference on Computing and Network Communications, CoCoNet 2018
JF - Proceedings of the 2nd International Conference on Computing and Network Communications, CoCoNet 2018
ER -