Random number generation based on digital differential chaos

Mohammed A. Zidan, Ahmed G. Radwan, Khaled N. Salama

Research output: Chapter in Book/Report/Conference proceedingConference contribution

45 Scopus citations


In this paper, we present a fully digital differential chaos based random number generator. The output of the digital circuit is proved to be chaotic by calculating the output time series maximum Lyapunov exponent. We introduce a new post processing technique to improve the distribution and statistical properties of the generated data. The post-processed output passes the NIST Sp. 800-22 statistical tests. The system is written in Verilog VHDL and realized on Xilinx Virtex® FPGA. The generator can fit into a very small area and have a maximum throughput of 2.1 Gb/s.
Original languageEnglish (US)
Title of host publication2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
ISBN (Print)9781612848563
StatePublished - Sep 28 2011


Dive into the research topics of 'Random number generation based on digital differential chaos'. Together they form a unique fingerprint.

Cite this