TY - GEN
T1 - Tardis : A Fault-Tolerant Design for Network Control Planes
AU - Zhou, Zhenyu
AU - Benson, Theophilus A.
AU - Canini, Marco
AU - Chandrasekaran, Balakrishnan
N1 - KAUST Repository Item: Exported on 2022-03-08
Acknowledgements: We thank the anonymous reviewers and our shepherd, Ryan Beckett, for their insightful comments. We also thank Ayush Bhardwaj for helping us with designing our experiments. This work was supported by NSF award CNS-1749785.
PY - 2021/11/8
Y1 - 2021/11/8
N2 - Guaranteeing high availability of networks virtually hinges on the ability to handle and recover from bugs and failures. Yet, despite the advances in verification, testing, and debugging, production networks remain susceptible to large-scale failures - - often due to deterministic bugs. This paper explores the use of input transformations as a viable method for recovering from such deterministic bugs. In particular, we introduce an online system, Tardis, for overcoming deterministic faults by using a blend of program analysis and runtime program data to systematically determine the fault-triggering input events and using domain-specific models to automatically generate transformations of the fault-triggering inputs that are both safe and semantically equivalent. We evaluated Tardison several production network control plane applications (CPAs), including six SDN CPAs and several popular BGP CPAs using 71 realistic bugs. We observe that Tardisimproves recovery time by 7.44%, introduces a 25% CPU and 0.5% memory overhead, and recovers from 77.26% of the injected realistic and representative bugs, more than twice that of existing solutions.
AB - Guaranteeing high availability of networks virtually hinges on the ability to handle and recover from bugs and failures. Yet, despite the advances in verification, testing, and debugging, production networks remain susceptible to large-scale failures - - often due to deterministic bugs. This paper explores the use of input transformations as a viable method for recovering from such deterministic bugs. In particular, we introduce an online system, Tardis, for overcoming deterministic faults by using a blend of program analysis and runtime program data to systematically determine the fault-triggering input events and using domain-specific models to automatically generate transformations of the fault-triggering inputs that are both safe and semantically equivalent. We evaluated Tardison several production network control plane applications (CPAs), including six SDN CPAs and several popular BGP CPAs using 71 realistic bugs. We observe that Tardisimproves recovery time by 7.44%, introduces a 25% CPU and 0.5% memory overhead, and recovers from 77.26% of the injected realistic and representative bugs, more than twice that of existing solutions.
UR - http://hdl.handle.net/10754/675723
UR - https://dl.acm.org/doi/10.1145/3482898.3483355
UR - http://www.scopus.com/inward/record.url?scp=85119442479&partnerID=8YFLogxK
U2 - 10.1145/3482898.3483355
DO - 10.1145/3482898.3483355
M3 - Conference contribution
SN - 9781450390842
SP - 108
EP - 121
BT - Proceedings of the ACM SIGCOMM Symposium on SDN Research (SOSR)
PB - ACM
ER -